搜索资源列表
jhvhjhk
- 乒乓球游戏机实验报告实验人: 大火虎设计课题: 用VHDL设计一个乒乓球游戏机,用开关来摸拟球手及裁判,用LED来模拟乒乓球,采用每局十一球赛制,比分由七段显示器显示. 设计思路: 采用按功能分块,将整个电路分成若干子程序,利用不同的子程序来实现记分,显示,键盘控制。设计过程: 1) 对4MHZ信号进行分频,得到所需的1HZ,及七段显示器所需的频率.存为CLOCKMAKE.VHD(注:仿真时所加的信号频率比这要高。)。 2) 设计一个子程序来描述裁判,左击球手,右击球手的动作对LED显示的影响,
baheyouxiji
- 一个用VHDL写的拔河游戏机,很好的。-one of the tug-of-war game was that good.
VHDLdesignGame
- 用VHDl设计一个小游戏的例子,适合教学或自学使用-VHDl design with a small example of the game, suitable for use or self-teaching
baseball
- 用VHDL开发的棒球游戏,可以在QuartusII环境下编译,适用于各种FPGA开发板。-VHDL development of the baseball game, in QuartusII environment compiler, apply to all FPGA development board.
ISE_lab19
- 俄罗斯方块VHDL实现,。该设计由下面模块组成:键盘输入模块,游戏控制模块,图像显示模块,文字显示模块,存储单元,复用单元和VGA 控制模块组成。其中图像显示模块和文字显示模块复用VGA 控制模块。游戏控制模块,图像显示模块和文字显示模块通过存储单元交换数据。-Tetris VHDL implementation. The design consists of the following modules: Keyboard input module, the game control modul
FPGA-DE1-PACMAN
- Pacman 4 DE1-FPGA-Board
lanqiujishiqi
- 这是篮球计时器,vhdl源代码,包括12min倒计时,24sec倒计时-basketball game time paly.including 12min,24sec……
VHDLgames
- 基于vhdl的一种简单游戏设计,适合初学者,激发对vhdl编程的兴趣-VHDL based on a simple game design, suitable for beginners, excited the interest of the VHDL Programming
a_good_game
- 用vhdl语言编写的一个小的游戏-Vhdl prepared with a small game
yx
- VHDL设计应用举例:一个有趣的游戏程序-VHDL design application example: a fun game program
ballgame
- 小球游戏VHDL源代码,球触壁、球拍或三个障碍物则反射,掉落地面则游戏结束-little ball game VHDL code
pingpang
- 基于FPGA的乒乓球游戏。。VHDL语言-FPGA-based table tennis game. . VHDL language. .
DiceFinal
- vhdl source code for dice game
pptest
- 用VHDL编写的基于FPGA的乒乓球游戏,可以在de2实验板上直接运行-Prepared using VHDL-based FPGA' s table tennis game, you can run directly on de2 board experiment
tron
- Tron game, a video game developed by VHDL.
pong_1
- verilog pong game done in vhdl using graphics the game is very simple and starter can use it.
blessing
- VHDL编程乒乓球游戏含有仿真部分及波形-VHDL language of table tennis game
spacewar_final
- 一款用VHDL编写的飞机大战游戏很好很实用-a game by VHDL
BALLGAME
- 一个小球游戏的VHDL设计 有需求的可以下载-A VHDL design of the ball game
VHDL_TipsTricks
- Pong game development and implementation in VHDL